UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/563,995	01/09/2006 Andrea Milanesi		DE03 0240 US1	7025
65913 NXP, B.V.	7590 10/14/201	Andrea Milanesi DE03 0240 US1 FXAMINER Y & LICENSING CERULLO, LILIANA P ART UNIT PAPER NUMBER 2629 NOTIFICATION DATE DELIVERY MODE		
NXP INTELLE	ECTUAL PROPERTY	CERULLO, LILIANA P		
M/S41-SJ 1109 MCKAY	DRIVE	ART UNIT	PAPER NUMBER	
SAN JOSE, CA	A 95131	2629		
			NOTIFICATION DATE	DELIVERY MODE
			10/14/2010	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

Office Action Summary		Appl	Application No.		Applicant(s)			
		10/5	63,995	3,995 MILANESI, ANDREA		EA		
		Exan	niner		Art Unit			
		LILIA	NA CERULLO		2629			
The MAI Period for Reply	LING DATE of this commu	nication appears o	n the cover sheet v	with the co	rrespondence ad	ldress		
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1)⊠ Respons	ive to communication(s) file	ed on 29 <i>July</i> 201	<i>0</i> .					
· <u> </u>								
3)☐ Since this	/ 							
closed in	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Cla	ims							
4)⊠ Claim(s) <u>1-15</u> is/are pending in the application.								
4a) Of the above claim(s) is/are withdrawn from consideration.								
5) Claim(s) is/are allowed.								
· · · · · · · · · · · · · · · · · · ·	<i>1-15</i> is/are rejected.							
·	is/are objected to.							
8)∐ Claim(s)	are subject to restri	ction and/or elect	on requirement.					
Application Paper	s							
9) <mark>∏</mark> The speci	fication is objected to by th	ne Examiner.						
10)⊠ The draw	ng(s) filed on <u>09 January :</u>	<u>2006</u> is/are: a)⊠	accepted or b)□	objected t	to by the Examin	er.		
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority under 35 U.S.C. § 119								
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of:								
<u> </u>	1.⊠ Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No								
3. Copies of the certified copies of the priority documents have been received in this National Stage								
application from the International Bureau (PCT Rule 17.2(a)).								
* See the attached detailed Office action for a list of the certified copies not received.								
Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)								
	ices Cited (PTO-892) erson's Patent Drawing Review (PTO-948)		v Summary (I o(s)/Mail Dat				
	osure Statement(s) (PTO/SB/08)	,		f Informal Pa	tent Application			

DETAILED ACTION

In an amendment dated, 7/29/2010, the Applicant did not amend any claims, but presented further arguments. Currently claims 1-14 are pending.

Claim Objections

1. **Claims 1, 10 and 14** are objected to because of the following informalities: The word "*An*" should precede the word "Apparatus" in Line 1 in the preamble.

Claim 14 Line 12 reads "second different input", but should read "second differential input".

Appropriate correction is required.

Allowable Subject Matter

2. The indicated allowability of claims 4, 6 and 14 is withdrawn in view of the newly discovered reference(s) to Tsuchi in US 2003/0160749 in view of Sakurai et al. in US 5,384,548. Rejections based on the newly cited reference(s) follow.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 10/563,995 Page 3

Art Unit: 2629

- 4. Claims 1, 3-10, 12, 14 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsuchi in US 2003/0160749 in view of Sakurai et al. in US 5,384,548 (hereinafter Sakurai).
- 5. Regarding claim 1. Tsuchi discloses an apparatus comprising an input stage (Fig. 1) with an NMOS transistor doublet (Fig. 1 and para. 139, N-channel transistors 103 and 104) having a first differential input (Fig. 1 and para. 140, VinP and VinM toward transistors 103 and 104), for receiving input signals (Vin per para. 141), a PMOS transistor doublet Fig. 1 and para. 139, P-channel transistors 101 and 102) having a second differential input (Fig. 1 and para. 140, VinP and VinM toward transistors 101 and 102) for receiving input signals (Vin per para. 141), and a plurality of switches (Fig. 1, switches 111-120) for receiving and selectively directing analog input signals (para. 258 explain that the circuit is used for analog grayscale level voltage. Note that while they mention Figs. 5, 8, 10 and 12. All of them incorporate the circuit shown in Fig. 1) only to one of either said first differential input or said second differential input (para. 141 explains that either of the P-channel transistor pair or N-channel transistor pair would operate as the differential pair at a time. Two types of connections are shown in Figs. 3A-B) responsive to a switching signal (A changeover signal is required to activate the switches 111-120 as required for Figs. 2-3B) and for connecting the other one of the first and second differential inputs to a reference voltage responsive to the switching signal (Figs. 3A-B, where the reference voltages are Vss and Vdd. For example, in Fig. 3A, when Vin is being supplied to the N-channel transistor pair 103 and 104 as the

differential pair, the P-channel transistor pair is acting as the current mirror and connected to Vdd and Vss. Vice versa for Fig. 3B).

Tsuchi does not disclose details about the transconductance of the transistors. However, Sakurai discloses the concept of keeping the ratio of the transconductance of the NMOS transistor doublet and the transconductance of the PMOS transistor doublet constant (Fig. 10, where gmn is the NMOS transistor doublet transconductance and gmp is the PMOS transistor doublet transconductance. In the range from about 0.6Vcm to 1.5Vcm, both gmp and gmp are constant per col. 2 lines 32-36; consequently, their ratio gmn/gmp would be constant. Please note that there are no requirements in the claim to maintain the ratio constant over the whole common mode range). Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention, given that Tsuchi's differential circuit (Tsuchi, Fig. 1) and Sakurai's conventional OpAmp are equivalent (Sakurai, Fig. 1 and col. 1 lines 11-25, in that both include P-transistors and N-transistors pairs and act as differential input stage), to obtain the predictable result of the ratio of the transconductance of the NMOS transistor doublet and the transconductance of the PMOS transistor doublet to be constant, at least over a region of the common mode voltage (as taught by Sakurai in Fig. 10 for the range of 0.6Vcm to 1.5Vcm and col. 2 lines 32-36) in Tsuchi's circuit (Tsuchi, Fig. 1).

6. Regarding **claim 3**, Tsuchi in view of Sakurai disclose wherein the NMOS transistor doublet comprises two NMOS transistors (*Tsuchi, Fig. 1 and para. 139, N-channel transistors 103 and 104*), each having a gate (*as shown*), whereby the gate of

Application/Control Number: 10/563,995

Art Unit: 2629

the first of the two NMOS transistors (*Tsuchi*, *Fig. 1*, *e.g. 103*) is connectable to a first input node (*Tsuchi*, *Fig. 1*, *VinP*) via a first switch of the plurality of switches (*Tsuchi*, *Fig. 1*, *switch 116*) and the gate of the second of the two NMOS transistors (*Tsuchi*, *Fig. 1*, *e.g. 104*) is connectable to a second input node (*Tsuchi*, *Fig. 1*, *VinM*) via a second switch of the plurality of switches (*Tsuchi*, *Fig. 1*, *switch 117*), the PMOS transistor doublet comprises two PMOS transistors (*Tsuchi*, *Fig. 1* and para. 139, *P-channel transistors 101* and 102), each having a gate (*as shown*), whereby the gate of the first of the two PMOS transistors (*Tsuchi*, *Fig. 1*, *e.g. 101*) is connectable to the first input node (*Tsuchi*, *Fig. 1*, *VinP*) via a third switch of the plurality of switches (*Tsuchi*, *Fig. 1*, *e.g. 102*) is connectable to the second input node (*Tsuchi*, *Fig. 1*, *VinM*) via a fourth switch of the plurality of switches (*Tsuchi*, *Fig. 1*, *e.g. 102*) is

Page 5

7. Regarding **claim 4**, Tsuchi in view of Sakurai disclose wherein the gate of the first of the two NMOS transistors (*Tsuchi*, *Fig. 1*, *transistor 103*) is connectable, via a fifth switch of the plurality of switches (*Tsuchi*, *Fig. 1*, *switch 120*), to a first reference node being biased with a first reference voltage (*Tsuchi*, *Fig. 1*, *VSS*, *which is biased with a low-potential power voltage. As shown in Fig. 3B*, during connection 2, switch 120 is ON and connects the gate of transistor 103 through transistor 104 to VSS. Note that the claim does not require direct connections), and the gate of the second of the two NMOS transistors (*Tsuchi*, *Fig. 1*, *transistor 104*) is connectable to the first reference node via a sixth switch of the plurality of switches (*Tsuchi*, *Fig. 1*, *VSS is the*

Application/Control Number: 10/563,995

Art Unit: 2629

first reference node. As shown in Fig. 3B, during connection 2, switch 120 is ON and connects the gate of transistor 104 through the same transistor 104 to VSS. Note that the examiner interpreted the sixth switch to be the same as the fifth switch 120), and the gate of the first of the two PMOS transistors (Tsuchi, Fig. 1, transistor 101) is connectable, via a seventh switch of the plurality of switches (Tsuchi, Fig. 1, switch 111), to a second reference node being biased with a second reference voltage (Tsuchi, Fig. 1, Vdd, which is biased with a high-potential power voltage. As shown in Fig. 3A, during connection 1, switch 111 is ON and connects the gate of transistor 101 through transistor 102 to VDD. Note that the claim does not require direct connections) and the gate of the second of the two PMOS transistors (Tsuchi, Fig. 1, transistor 102) is connectable to the second reference node via an eighth switch of the plurality of switches (Tsuchi, Fig. 1, Vdd is the second reference node. As shown in Fig. 3A, during connection 1, switch 111 is ON and connects the gate of transistor 102 through the same transistor 102 to Vdd. Note that the examiner interpreted the eighth switch to be the same as the seventh switch 111).

Page 6

8. Regarding **claim 5**, Tsuchi in view of Sakurai disclose wherein the input stage is a rail-to- rail input stage (while Tsuchi does not use the term "rail-to-rail input stage". It is obvious that Tsuchi's Fig. 1 is equivalent to the rail-to-rail input stage shown in Sakurai's Fig.1 per Sakurai's col. 1 lines 22-25. Furthermore, from Tsuchi's Fig. 4, the differential circuits are being used as 100 rail-to-rail per para. 258).

- 9. Regarding **claim 6**, Tsuchi in view of Sakurai disclose wherein the input stage is configured to keep the NMOS doublet active when the analog input signals are directed to the second differential input and to keep the PMOS transistor doublet active when the analog input signals are directed to the first differential (*Tsuchi, Figs. 3A-3B and para.* 147-148. For example, in Fig. 3A, the differential pair is the N-transistors 103 and 104, and while Tsuchi discloses the P-transistors 101 and 102 "inactive" as a differential pair, the P-transistors 101 and 102 are "active" as a current mirror. And vice versa for Fig. 3B).
- 10. Regarding **claim 7**, Tsuchi in view of Sakurai disclose wherein said switching signal is a digital switching signal (as shown in Tsuchi's Fig. 2, the signal is either ON or OFF).
- 11. Regarding **claim 8**, Tsuchi in view of Sakurai disclose wherein transistors serve as the switches (*Tsuchi*, *Fig. 4 per para. 161*).
- 12. Regarding **claim 9**, Tsuchi in view of Sakurai disclose wherein the NMOS transistor doublet and the PMOS transistor doublet *Tsuchi*, *Fig. 1*) are part of a folded cascode rail-to-rail input stage and wherein the folded cascode rail-to-rail input stage is connected to a second stage comprising a rail-to-rail output stage amplifier (*Tsuchi*, *Fig. 1can be interpreted to be a cascode including the differential pair as the input stage and the current mirror as the output stage. Also see Fig. 5, where the cascode can be*

interpreted as the input stage being all of Fig. 1, and the output stage being the amplification stages).

Page 8

- 13. Regarding **claim 10**, Tsuchi in view of Sakurai disclose a source driver bank with a plurality of apparatus according to claim 1 (*Tsuchi, Fig. 14 per para. 121 showing a plurality of circuits 100 that drive data lines, in other words, a source driver bank of a display*), and further comprising a bus for receiving input signals (*Fig. 14, decoders 300*).
- 14. Regarding **claim 12**, Tsuchi in view of Sakurai disclose further comprising a control signal generator for generating the switching signal (*a control signal generator is required to obtain the changeover control as shown in Tsuchi's Fig. 2*).

Regarding **claim 14**, Tsuchi discloses an apparatus comprising an input stage (*Fig. 1*) with an NMOS transistor doublet (*Fig. 1 and para. 139, N-channel transistors 103 and 104*) having a first differential input (*Fig. 1 and para. 140, VinP and VinM toward transistors 103 and 104*), for receiving input signals (*Vin per para. 141*), a PMOS transistor doublet *Fig. 1 and para. 139, P-channel transistors 101 and 102*) having a second differential input (*Fig. 1 and para. 140, VinP and VinM toward transistors 101 and 102*) for receiving input signals (*Vin per para. 141*), and a plurality of switches (*Fig. 1, switches 111-120*) for receiving and selectively directing analog input signals (*para. 258 explain that the circuit is used for analog grayscale level voltage. Note that while*

Application/Control Number: 10/563,995

Art Unit: 2629

they mention Figs. 5, 8, 10 and 12. All of them incorporate the circuit shown in Fig. 1) only to one of either said first differential input or said second differential input (para. 141 explains that either of the P-channel transistor pair or N-channel transistor pair would operate as the differential pair at a time. Two types of connections are shown in Figs. 3A-B) responsive to a switching signal (A changeover signal is required to activate the switches 111-120 as required for Figs. 2-3B) and for connecting the other one of the first and second differential inputs to a reference voltage responsive to the switching signal (Figs. 3A-B, where the reference voltages are Vss and Vdd. For example, in Fig. 3A, when Vin is being supplied to the N-channel transistor pair 103 and 104 as the differential pair, the P-channel transistor pair is acting as the current mirror and connected to Vdd and Vss. Vice versa for Fig. 3B) wherein the input stage is configured to operate in either a first mode (Fig. 3A) or a second mode (Fig. 3B) responsive to the switching signal (per Fig. 2), and the NMOS and PMOS transistor doublets are both kept active in each of the modes (Figs. 3A-3B and para. 147-148. For example, in Fig. 3A, the differential pair is the N-transistors 103 and 104, and while Tsuchi discloses the P-transistors 101 and 102 "inactive" as a differential pair, the P-transistors 101 and 102 are "active" as a current mirror. And vice versa for Fig. 3B), and wherein the plurality of switches (Fig. 1, switches 111-120) are configured, in the first mode (Fig. 3A), to direct the analog input signals (Vin) to the first differential input (Fig. 1, VinP and VinM toward transistors 103 and 104, as shown in Fig. 3A) and to connect a first reference voltage (Tsuchi, Figs. 1, 3A, VDD), to the second differential input (Fig. 1, VinP and VinM toward transistors 101 and 102. When switch 111 is On in Connection 1 of Fig. 3A,

Page 9

both 101 and 102 are connected to VDD), and the plurality of switches (Fig. 1, switches 111-120) are configured, in the second mode (Fig. 3B), to direct the analog input signals (Vin) to the second differential input (Fig. 1, VinP and VinM toward transistors 101 and 102, as shown in Fig. 3B) and to connect a second reference voltage (Tsuchi, Figs. 1, 3A, VSS) to the first differential input (Fig. 1, VinP and VinM toward transistors 103 and 104. When switch 120 is On in Connection 2 of Fig. 3B, both 103 and 104 are connected to VSS).

Tsuchi does not disclose details about the transconductance of the transistors. However, Sakurai discloses the concept of keeping the ratio of the transconductance of the NMOS transistor doublet and the transconductance of the PMOS transistor doublet constant (Fig. 10, where gmn is the NMOS transistor doublet transconductance and gmp is the PMOS transistor doublet transconductance. In the range from about 0.6Vcm to 1.5Vcm, both gmp and gmp are constant per col. 2 lines 32-36; consequently, their ratio gmn/gmp would be constant. Please note that there are no requirements in the claim to maintain the ratio constant over the whole common mode range). Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention, given that Tsuchi's differential circuit (Tsuchi, Fig. 1) and Sakurai's conventional OpAmp are equivalent (Sakurai, Fig. 1 and col. 1 lines 11-25, in that both include P-transistors and N-transistors pairs and act as differential input stage), to obtain the predictable result of the ratio of the transconductance of the NMOS transistor doublet and the transconductance of the PMOS transistor doublet to be constant, at least over a region

Application/Control Number: 10/563,995 Page 11

Art Unit: 2629

of the common mode voltage (as taught by Sakurai in Fig. 10 for the range of 0.6Vcm to 1.5Vcm and col. 2 lines 32-36) in Tsuchi's circuit (Tsuchi, Fig. 1).

- 15. Regarding **claim 15**, Tsuchi in view of Sakurai disclose wherein the first differential input is formed by the gates of the NMOS transistor doublet (*Tsuchi*, *Fig. 1 and para. 140*, *VinP and VinM toward transistors 103 and 104*) and the second differential input is formed by the gates of the PMOS transistor doublet (*Tsuchi*, *Fig. 1 and para. 140*, *VinP and VinM toward transistors 101 and 102*).
- 16. Claims 11 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsuchi in US 2003/0160749 in view of Sakurai et al. in US 5,384,548 as applied above, in further view of common knowledge.
- 17. Regarding **claim 11**, Tsuchi in view of Sakurai disclose use in a liquid crystal display device (*Tsuchi*, *para. 181*) but do not explicitly disclose a gate driver bank. However, the examiner takes official notice that it is well known in the art the use of LCDs with gate drivers and data drivers. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention, to use Tsuchi's in view of Sakurai's with a gate driver bank, in order to obtain the predictable result of enabling operation of a liquid crystal display device (*Tsuchi*, *para. 181*).

18. Regarding **claim 13**, Tsuchi in view of Sakurai do not explicitly disclose a panel module. However, the examiner takes official notice that it is well known in the art the use of LCD panels. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention, to use Tsuchi's in view of Sakurai's apparatus in an LCD panel, because Tsuchi already discloses that one of his applications is a display circuit (*para. 121*) of a liquid crystal display device (*Tsuchi, para. 181*).

19. **Claim 2** is rejected under 35 U.S.C. 103(a) as being unpatentable over Tsuchi in US 2003/0160749 in view of Sakurai et al. in US 5,384,548 as applied above, in further view of Nishimura in US 2001/0004255.

Tsuchi in view of Sakurai do not explicitly disclose wherein the plurality of switches (*Tsuchi's Fig. 1, switches 111-120*) direct the analog input signals (*supplied through VinP and VinM*) to said first differential input (*Tsuchi's Fig. 1, VinP and VinM toward transistors 103 and 104*) if the input signals have positive data (*Tsuchi, para. 185 and Fig. 7 referring to high potential level VL1 in state 1 shown in Fig. 3A*) and to said second differential input (*Tsuchi's Fig. 1, VinP and VinM toward transistors 101 and 102*) if the input signals have negative data (*Tsuchi, para. 185 and Fig. 7 referring to low potential level VL2 in state 2 shown in Fig. 3B*). Tsuchi in view of Sakurai further disclose the use of the circuit for grayscale voltage level in a liquid crystal display (*Tsuchi's para. 2, 15-17*), but fail to explicitly disclose the voltages to be gamma data. However, Nishimura discloses the well known concept of using gamma corrected picture signals on an LCD (Nishimura, para. 7). Thus, it would have been obvious to

one of ordinary skill in the art at the time of the invention to use gamma corrected data for grayscale level voltage of Tsuchi, in order to obtain the predictable result of gamma correcting signals for use in LCDs to improve user experience.

Response to Arguments

20. Applicant's arguments with respect to claim 1 have been considered but are moot in view of the new ground(s) of rejection. The examiner kindly suggests requesting an interview to discuss any proposed amendments prior to submission.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to LILIANA CERULLO whose telephone number is (571)270-5882. The examiner can normally be reached on Monday to Thursday 9AM-4PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on 571-272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/563,995 Page 14

Art Unit: 2629

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/L. C./ Examiner, Art Unit 2629

/Amr Awad/ Supervisory Patent Examiner, Art Unit 2629